AIWA XP-V416CALHS
Manual de Servicio

Pin No. 49 50 51 52 53 54 55 56

Pin Name AVSS1 OUTR AVDD1 FSEL TMOD1 TMOD2 FLAG CLVS/IPFLAG

I/O I O I I I I O O

Description Ground for analog circuit. (for audio output block). Rch audio output. (Refer to (Note 1) on page 3). Power supply for analog circuit (for audio output block). Noise filter ON/OFF switching input. L: ON. H: OFF. Terminal mode select input terminal 1. Normal: L. Terminal mode select input terminal 2. Normal: L. Flag signal output. Command selection. � Spindle servo phase sync signal output. H: CLV. L: Rough servo. � Interpolation flag signal output.H: Interpolation.

57

EXT0/ISRDATA

I/O

Command selection.

� Extended input/output port 0. � SRDATA input.

58

EXT1/ILRCK

I/O

Command selection.

� Extended input/output port 1. � LRCK input. H: Lch audio data. L: Rch audio data.

59 60 61 62 63 64

EXT2/IBCLK TX MCLK MDATA MLD BLKCK

I/O O I I I O

Command selection.

� Extended input/output port 2. � BCLK input.

Digital audio interface output signal. Microprocessor command clock signal input. (Latches data at raising edge.) Microprocessor command data signal input. Microprocessor command load signal input. L: Load. Sub-code block clock signal. fBLKCK=75 Hz (during normal playback)/SYNC signal for CDTEXT (DQSY) fDQSY=300 Hz (during normal playback).

65

SQCK/BCLK

I/O

Command selection.

� External clock input for sub-code Q register. � Bit clock output for SRDATA.

66

SUBQ/LRCK

O

Command selection.

� Sub-code Q data output. � L, R identification signal output. H: Lch audio data. L: Rch audio data.

67

DMUTE/SRDATA

I/O

Command selection.

� Muting input. H: Mute. � Serial data output. (Refer to (Note 1) of page 3.)

68 69 70 71 72 73

STAT NRST SPPOL PMCK SMCK SUBC/SSYNC

O I O O O O

Status signal. (CRC, RESY, CLVS, NTTSTOP, SQOK, FLAG6, SENSE, NFLOCK, NTLOCK, BSSEL, SUBQ data, CDTEXT data, anti-shock read-out data) Reset input. L: Reset. Spindle motor drive signal output (polarity output). 88.2 KHz clock signal output. 4.2336 MHz clock signal output. Command selection. � Sub-code serial output. � Sector SYNC output.

74 75 76 77 78 79 80

SBCK/64FS NCLDCK NTEST X1 X2 DVDD1 DVSS1

I O I I O I I

Command selection.

� Clock input for sub-code serial output. � 64 FS output.

Sub-code frame clock signal output. (fCLDCK=7.35 KHz) Test terminal: Normally H. Crystal oscillator circuit input terminal. f=16.9344 MHz. Crystal oscillator circuit output terminal. f=16.9344 MHz. Power supply for digital circuit. Ground for digital circuit. 19