PIONEER PDK-50HW2A/UCYVLDP
Manual de Servicio

PDK-50HW2 7.1.2 Block diagram of ASSY for each LED-A to LED-G

LED (x 8)

LED (x 8)

LED (x 8)

LED (x 8)

LED (x 8)

LED (x 8)

LED (x 8)

LED (x 8) Digital Transister ENABLE

3 to 8 Line

3 to 8 Line

BLOCK_SEL

BOARD_SEL

LED_SEL CLK (Modulation)

The illustration shows the block diagram of the basic LED formation (applicable to LED-A to LED G). For both horizontally and vertically formatted boards, the block structure is the same. If any of the three problems listed below are encountered, use the checkpoints listed below. �If the unit length of the board is a problem For a horizontally formatted board, the HBOARD_SEL signal may have been interrupted. For a vertically formatted board, the VBOARD_SEL signal may have been interrupted. �When there is a problem within the 8 LED unit For a horizontally formatted board, the HBLOCK_SEL signal may have been interrupted. For a vertically formatted board, the VBLOCK_SEL signal may have been interrupted. �When there is a problem with the 8 LED sensor cycle For horizontally and vertically formatted boards, the LED_SEL signal may have been interrupted. 78